

## CLAIMS

### Listing of the Claims

A complete listing of the claims follows. Please amend claims 1, 17, 18, 19, and 20 as indicated below. All other claims remain the same as originally or previously presented in the application.

1. (Currently amended) In a computer system, a method for transferring portions of a memory block comprising the steps of:

(a) configuring a first data mover with a first start address corresponding to a first portion of a source memory block;

(b) configuring a second data mover with a second start address corresponding to a second portion of the source memory block sized differently from the first portion;

(c) verifying that the first portion and the second portion of the source memory block are available for transfer;

(e) (d) after verification, transferring, by the first data mover, the first portion of the source memory block at a first data rate; and

(d) (e) after verification, transferring, by the second data mover, the second portion of the source memory block at a second data rate.

2. (Original) The method of claim 1 further comprising configuring the first data mover with a first chunk end address corresponding to the first portion of the source memory block.

3. (Original) The method of claim 2 further comprising generating the first chunk end address.

4. (Original) The method of claim 1 further comprising configuring the first data mover with a first write address corresponding to a first portion of a first target memory block.

5. (Previously presented) The method of claim 2 wherein the transferring of the first portion of the source memory block further comprises stopping when the first start address is equivalent to the first chunk end address.

6. (Previously presented) The method of claim 2 wherein the transferring of the first portion of the source memory block further comprises stopping when the first start address is equivalent to a predefined end address.
7. (Original) The method of claim 1 further comprising configuring the second data mover with a second chunk end address.
8. (Original) The method of claim 7 further comprising generating the second chunk end address.
9. (Original) The method of claim 7 further comprising configuring the second data mover with a second write address corresponding to a second portion of a second target memory block.
10. (Previously presented) The method of claim 7 wherein the transferring of the second portion of the source memory block further comprises stopping when the second start address is equivalent to the second chunk end address.
11. (Previously presented) The method of claim 7 wherein the transferring of the second portion of the source memory block further comprises stopping when the second start address is equivalent to a predefined end address.
12. (Original) The method of claim 1 further comprising configuring the first data mover as a master data mover and the second data mover as a slave data mover.
13. (Original) The method of claim 12 further comprising communicating, by the master data mover, the first start addresses to the slave data mover.
14. (Original) The method of claim 4 further comprising transferring the first portion of the source memory block to the first write address corresponding to the first portion of the first target memory block.
15. (Original) The method of claim 10 further comprising transferring the second portion of the source memory block to the second write address corresponding to the second portion of the second target memory block.
16. (Previously presented) The method of claim 1 further comprising simultaneously transferring the first portion and the second portion of the source memory block.

17. (Currently amended) In a computer system, a method for transferring portions of a memory block comprising the steps of:

- (a) designating a master data mover;
- (b) designating a slave data mover in communication with the master data mover;
- (c) transmitting a start address to the master data mover, the start address identifying a first memory portion of a source memory block;
- (d) transmitting the start address to the slave data mover to enable the slave data mover to determine a next address, the next address identifying a second memory portion of the source memory block sized differently from the first memory portion;
- (e) transmitting a first write address identifying a first memory portion of a target memory block to the master data mover and a second write address identifying a second memory portion sized differently than the first memory portion of the target memory block to the slave data mover;
- (f) verifying that the first portion and the second portion of the source memory block are available for transfer;
- (~~g~~) (g) after verification, transferring the first memory portion of the source memory block to the first write address identifying the first memory portion of the target memory block at a first data rate; and
- (~~g~~) (h) after verification, transferring the second memory portion of the source memory block to the second write address identifying the second memory portion of the target memory block at a second data rate.

18. (Currently amended) The method of claim 17 further comprising the steps of:

- (~~h~~) (i) verifying that the master data mover is available;
- (~~h~~) (j) transmitting a first end address associated with the first memory portion of the source memory block to the master data mover and a second end address associated with the second memory portion to the slave data mover; and
- (~~h~~) (k) synchronizing the master data mover with the slave data mover.

19. (Currently amended) The method of claim 17 further comprising the steps of:

~~(h)~~ (i) transmitting a first offset address to the master data mover and a second offset address to the master data mover;

~~(i)~~ (j) obtaining, by the master data mover, a first next address by using the first offset address and the start address;

~~(j)~~ (k) obtaining, by the slave data mover, a second next address by using the second offset address and the start address;

~~(k)~~ (l) stopping the transmitting of the first memory portion of the source memory block after the first next address is equivalent to the first end address; and

~~(l)~~ (m) stopping the transmitting of the second memory portion of the source memory block after the second next address is equivalent to the second end address.

20. (Currently amended) A system to transfer portions of a memory block comprising:

(a) a first data mover;

(b) a second data mover in communication with the first data mover over a DM communications bus;

(c) a first memory component having a first portion and a second portion sized differently from the first portion and in communication with the first data mover and the second data mover over a first DM-memory bus; and

(d) a second memory component in communication with the first data mover and the second data mover over a second DM-memory bus;

(e) a boundary window to ensure that the first and second memory components are available for transfer,

wherein the first data mover and the second data mover check the boundary window before transferring at least one of the first memory portion and the second memory portion;

“ wherein the first data mover transfers the first memory portion to the second memory component over the first DM-memory bus at a first data transfer rate after checking the boundary window, and

wherein the second data mover transfers the second memory portion to the second memory component over the second DM-memory bus at a second data transfer rate after checking the boundary window.

21. (Original) The system of claim 20 wherein the first DM-memory bus is a Peripheral Component Interconnect (PCI) bus and the second DM-memory bus is an Accelerated Graphics Port (AGP) bus.

22. (Previously presented) The system of claim 20 wherein the first data mover transfers the first memory portion at a simultaneous time as the second data mover transfers the second memory portion.

23. (Original) The system of claim 20 wherein the first data mover is a first Direct Memory Access (DMA) engine and the second data mover is a second DMA engine.